

M4 MCU Testing **Research done for Texas Instraments** By: Jacob Livchitz, jlives@umd.edu



Matrix	8x8 TI	cycles	6155	2721	7568	7568
Multiplication	8x8 CMSIS	cycles	6446	4758	6125	6509

Activities:

Not only did I run numerous benchmarks on the M4 (as shown in the table above), but I also distinguished what memory and compiler configurations impacted the preformance of every benchmark. This required me to study and fully comprehend the memory and cache layout of the chip which took me a very long time to research.

I also had to understand the difference between the benchmarks since I needed to make sure that every single different in preformance was accounted for by known factors or constraints.

ARM processor CoreMark Scores



FEARLESS IDEAS

CPSDU



The research I did brought a plenthora of interesting factors to light. The most important of these factors is that each benchmarks preformance was decided by how heavily it relied on floating point arithmetic as well as Trigonometry, exponents, and roots. The most important of these discoveries was deffinetly the link I found between the compilers set clock speed and the memory states of the chipset. Basically, 12MHz allows the CPU to work with 0 wait states while 48MHz works with 1 wait state. Finding and proving this conclusion was a lot of work but proved to be very well worth it since it highlighted a huge factor in preformance that was so deep in the architiecture that it would have otherwise been overlooked. When looking at the preformance of this chip we now know to check the compiler version, clock speeds, benchmark specific loads, and hardware like FPU's and support of THUMB-2.

Agknowlegements

I would love to thank my mentor and other Texas Instruments employees for coming up with ways for me to be envolved in large scale projects while also allowing my work to be non-confidential so that I can share it here today. I hope my research is well used in the future and I will deffinetly use the knowlege I gained in future internships.